

DVCon 2014 Demographic Totals

1. Which verification language is used by your functional verification team? (Pick one)		6. What area(s) are you focused on? (Check all that apply)	
Verilog	17%	Systems Design	27%
VHDL	2%	Standard ICs	10%
C/C++	8%	ASICs	41%
SystemC	4%	DSP Design	8%
SystemVerilog	50%	Microprocessor/Microcontroller Design	17%
Not Applicable	20%	FPGAs & PLDs	23%
2. Which primary verification language do you currently use? (Pick one)		Multi-Chip Modules	4%
C/C++	11%	PCBs	4%
e	2%	Library Development	4%
OpenVera	0%	Analog/Mixed Signal	11%
Verilog	11%	EDA Tools	35%
VHDL	2%	Verification	52%
SystemC	3%	SOCs	34%
System Verilog	50%	Software/Embedded Software	15%
Not Applicable	20%	7. What on-chip buses do you intend to use in the next 12 months?	
3. Which primary verification language do you plan to use for your next design? (Pick one)		AMBA 2.0 AHB/APB	28%
C/C++	9%	AMBA 3 AXI	33%
e	2%	OCP 2.0	4%
OpenVera	0%	OCP 2.1	4%
Verilog	8%	CoreConnect	4%
VHDL	1%	Others/Proprietary	26%
SystemC	5%	None	35%
SystemVerilog	54%	8. What interfaces standards do you expect to use in the next 12 months?	
Not Applicable	21%	PCI Express 1.1	8%
4. Which verification methodology is used by your functional verification team?		PCI Express 2.0	33%
UVM	51%	USB 2.0/OTG	13%
OVM	5%	USB 3.0	25%
VMM	3%	Serial ATA	10%
eRM	1%	10G Ethernet	15%
SystemC/TLM	3%	10/100/1G Ethernet	20%
Home Grown	9%	Wireless USB	6%
Other	5%	PCI/PCI-X	8%
I am not involved	23%	CE-ATA	1%
5. Which primary property specification (assertion-based verification) language do you use or plan to use?		None	45%
Verilog	26%		
VHDL	4%		
PSL	4%		
SystemVerilog (SVA)	67%		

DVCon 2014 Demographic Totals (continued)

9. What is the size in gates of your current/last design? (Pick one)		12. What are the two main reasons for your attendance at DVCon?	
Not Applicable	38%	Learn new techniques to improve your design process	34%
<1M	8%	Learn new methodologies to improve your verification process	53%
1 - 3M	6%	Learn about new developments in design tools	37%
3 - 5M	4%	Meet and network with other engineers in the industry	46%
5 - 10M	10%	Learn about industry in general	35%
10M - 50M	15%		
>50M	19%	13. Which category most closely describes your job description? (Pick one)	
10. How many clock domains do your designs average?		Senior Management	15%
1	4%	Unsubscribe	36%
2	5%	Engineering Management	17%
2 -5	20%	Design Engineer	10%
5 - 10	12%	System Architecture	4%
10 - 20	12%	Application Engineer	4%
>20	11%	Marketing	3%
Not Applicable	36%	Technical Marketing	3%
11. What is your number one design constraint?		Product Marketing	3%
Low power	42%	Sales	3%
Size/density	12%	Research/Academic	3%
Performance/throughput	46%	CAD	3%
		Verification Engineer	28%
		Software Engineer	3%